Application No. 10/674,085 Outpager Dated:February 2, 2004 Autorney Docket No. 2879-030564

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application No.

10/674,085

Applicant

.

Elias Fallon et al.

Filed

•

September 29, 2003

Title

METHOD FOR GENERATING CONSTRAINED

COMPONENT PLACEMENT FOR INTEGRATED

CIRCUITS AND PACKAGES

Group Art Unit

:

Not Yet Assigned

Examiner

:

Not Yet Assigned

INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

Pursuant to the requirements of 37 C.F.R. §§1.56, 1.97 and 1.98, Applicants submit this Information Disclosure Statement together with completed Form(s) PTO/SB/08A and a copy of each reference listed thereon.

Pursuant to the Notice regarding Information Disclosure Statements appearing in 1276 OG 55, dated August 5, 2003, no copy of each United States Patent or Patent Application Publication listed on the Form(s) PTO/SB/08A is included herewith.

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on February 2, 2004.

Deborah L. Medves

(Name of Person Mailing Papers)

Signature

Date

Application No. 10/674,085 Paper Dated: February 2, 2004 Attorney Docket No. 2879-030564

No fee is believed to be due for the filing of this Information Disclosure Statement as it is being submitted before a first Office Action on the Merits. Nevertheless, the Commissioner of Patents and Trademarks is hereby authorized to charge any additional fees which may be required to Deposit Account No. 23-0650. One (1) original and two (2) copies of this Information Disclosure Statement are enclosed.

Respectfully submitted,

WEBB ZIESENHEIM LOGSDON ORKIN & HANSON, P.C.

By

Randall A. Notzen

Registration No. 36,882

Attorney for Applicants

700 Koppers Building

436 Seventh Avenue

Pittsburgh, PA 15219-1818 Telephone: (412) 471-8815

Facsimile: (412) 471-4094

E-mail: webblaw@webblaw.com

Please type a plus sign (+) inside this box \rightarrow [+]

Approved for use through 10/31/2001. OMB 0651-0031

U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995 no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form	1449A/PTO					
				Complete if Known		
INFORMATION DISCLOSURE				Application Number	10/674,085	
STATEMENT BY APPLICANT			ΔΝΤ	Filing Date	September 29, 2003	
STATEMENT DI ALL LICANI				First Named Inventor	Elias Fallon et al.	
(use as many sheets as necessary)				Group Art Unit	Not Yet Assigned	
•	•			Examiner Name	Not Yet Assigned	
Sheet	1	of	3	Attorney Docket Number	2879-030564	

Examiner Initials* U.S. Patent Document Number Kind Code ² Number Number Kind Code ² Cited Document Number Number					U.S. PATENT DOCUM	ENTS				
1 6,161,078 Ganley 12/12/2000 2 6,282,694 Cheng et al. 08/28/2001 3 6,550,046 B1 Balasa et al. 04/15/2003 **OTHER PRIOR ART - NON PATENT LITERATURE DOCUMENTS** Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the article of the article (when appropriate), title of the article of the article of the article (when appropriate), title of the article of th						of Cited Document	Where Relevant Passages or Relevant			
The Prior Art - Non Patent Literature Documents Cite Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the immercial (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, cite and/or country where published. 4		1	6,161,078		Ganley	12/12/2000				
OTHER PRIOR ART - NON PATENT LITERATURE DOCUMENTS Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the Intials* Cite in (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, cite and/or country where published. FLORIN BALASA and KOEN LAMPAERT, "Module Placement For Analog Layout Using The Sequence-Pair Representation", Proc. ACM/IEEE Design Automation, pp. 274-279, (June 1999). FLORIN BALASA and KOEN LAMPAERT, "Symmetry Within The Sequence-Pair Representation In The Context Of Placement For Analog Design", IEEE Transactions On Computer-Aided Design Of Integrated Circuits And Systems, Vol. 19, No. 7, pp. 721-731 (July 2000). FLORIN BALASA, "Device-Level Placement For Analog Layout: An Opportunity For Non-Slicing Topological Representations", Proc. Asia-Pacific DAC (ASPDAC), pp. 281-286, (2001). FRIC FELT, ENRICO MALAVASI, EDOARDO CHARBON, ROBERTO TOTARO and ALBERTO SANGIOVANNI-VINCENTELLI, "Performance-Driven Compaction For Analog Integrated Circuits", IEEE 1993 Custom Integrated Circuits Conference, pp. 17.3.1-17.3.5, (1993). Eric FELT, EDOARDO CHARBON, ENRICO MALAVASI and ALBERTO SANGIOVANNI-VINCENTELLI, "An Efficient Methodology For Symbolic Compaction Of Analog Ic's With Multiple Symmetry Constraints", Proc. European Design Automation Conference, pp. 148-153, (1992). JOSEPH L, GANLEY, "Efficient Solution Of Systems Of Orientation Constraints", In Proceedings Of The International Symposium On Physical Design, pp. 140-144, (1999). DPEI-NING GUO, CHUNG-KUAN CHENG and TAKESHI YOSHIMURA, "An O-Tree Representation Of Non-Slicing Floorplan And Its Applications", Proc. ACM/IEEE Design Automation Conference, pp. 268-273, (June 1999). EN-CHENG LIU, MING-SHIUN LIN, JIANBANG LAI and TING-CHI WANG, "Slicing Floorplan Design With Boundary-Constraints", IEEE 1997 Custom Integrated Circuits Conference, pp. 561-564, (May 1997).		2	6,282,694		Cheng et al.	08/28/2001				
Examiner Cite Item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue Initials* Va. Valumer(s), publisher, cite and/or country where published.		3	6,550,046	B1	Balasa et al.	04/15/2003				
Examiner Cite Initials* No. Item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue T² number(s), publisher, cite and/or country where published.			OTHER PRIC	R A	RT - NON PATENT LITE	RATURE DOCUM	IENTS			
Sequence-Pair Representation", Proc. ACM/IEEE Design Automation, pp. 274-279, (June 1999). 5 FLORIN BALASA and KOEN LAMPAERT, "Symmetry Within The Sequence-Pair Representation In The Context Of Placement For Analog Design", IEEE Transactions On Computer-Aided Design Of Integrated Circuits And Systems, Vol. 19, No. 7, pp. 721-731 (July 2000). 6 FLORIN BALASA, "Device-Level Placement For Analog Layout: An Opportunity For Non-Slicing Topological Representations", Proc. Asia-Pacific DAC (ASPDAC), pp. 281-286, (2001). 7 ERIC FELT, ENRICO MALAVASI, EDOARDO CHARBON, ROBERTO TOTARO and ALBERTO SANGIOVANNI-VINCENTELLI, "Performance-Driven Compaction For Analog Integrated Circuits", IEEE 1993 Custom Integrated Circuits Conference, pp. 17.3.1-17.3.5, (1993). 8 Eric FELT, EDOARDO CHARBON, ENRICO MALAVASI and ALBERTO SANGIOVANNI-VINCENTELLI, "An Efficient Methodology For Symbolic Compaction Of Analog IC's With Multiple Symmetry Constraints", Proc. European Design Automation Conference, pp. 148-153, (1992). 9 JOSEPH L. GANLEY, "Efficient Solution Of Systems Of Orientation Constraints", In Proceedings Of The International Symposium On Physical Design, pp. 140-144, (1999). 10 PEI-NING GUO, CHUNG-KUAN CHENG and TAKESHI YOSHIMURA, "An O-Tree Representation Of Non-Slicing Floorplan And Its Applications", Proc. ACM/IEEE Design Automation Conference, pp. 268-273, (June 1999). 11 EN-CHENG LIU, MING-SHIUN LIN, JIANBANG LAI and TING-CHI WANG, "Slicing Floorplan Design With Boundary-Constrained Modules", ISPD'01, pp. 124-129, April 1-4 (2001). 12 ENRICO MALAVASI, JOSEPH L. GANLEY and EDOARDO CHARBON, "Quick Placement With Geometric Constraints", IEEE 1997 Custom Integrated Circuits Conference, pp. 561-564, (May 1997). 13 C. BRANDOLESE, M. PILLAN, F. SALICE and D. SCIUTO, "Analog Circuits Placement: A Constraint		No.1	item (book, mag number(s), publish	azine, er, cite	journal, serial, symposium, and/or country where publishe	catalog, etc.), date, ed.	page(s), volume-issue T ²			
The Context Of Placement For Analog Design", IEEE Transactions On Computer-Aided Design Of Integrated Circuits And Systems, Vol. 19, No. 7, pp. 721-731 (July 2000). 6 FLORIN BALASA, "Device-Level Placement For Analog Layout: An Opportunity For Non-Slicing Topological Representations", Proc. Asia-Pacific DAC (ASPDAC), pp. 281-286, (2001). 7 ERIC FELT, ENRICO MALAVASI, EDOARDO CHARBON, ROBERTO TOTARO and ALBERTO SANGIOVANNI-VINCENTELLI, "Performance-Driven Compaction For Analog Integrated Circuits", IEEE 1993 Custom Integrated Circuits Conference, pp. 17.3.1-17.3.5, (1993). 8 Eric FELT, EDOARDO CHARBON, ENRICO MALAVASI and ALBERTO SANGIOVANNI-VINCENTELLI, "An Efficient Methodology For Symbolic Compaction Of Analog IC's With Multiple Symmetry Constraints", Proc. European Design Automation Conference, pp. 148-153, (1992). 9 JOSEPH L. GANLEY, "Efficient Solution Of Systems Of Orientation Constraints", In Proceedings Of The International Symposium On Physical Design, pp. 140-144, (1999). 10 PEI-NING GUO, CHUNG-KUAN CHENG and TAKESHI YOSHIMURA, "An O-Tree Representation Of Non-Slicing Floorplan And Its Applications", Proc. ACM/IEEE Design Automation Conference, pp. 268-273, (June 1999). 11 EN-CHENG LIU, MING-SHIUN LIN, JIANBANG LAI and TING-CHI WANG, "Slicing Floorplan Design With Boundary-Constrained Modules", ISPD'01, pp. 124-129, April 1-4 (2001). 12 ENRICO MALAVASI, JOSEPH L. GANLEY and EDOARDO CHARBON, "Quick Placement With Geometric Constraints", IEEE 1997 Custom Integrated Circuits Conference, pp. 561-564, (May 1997).		-								
Topological Representations", Proc. Asia-Pacific DAC (ASPDAC), pp. 281-286, (2001). 7 ERIC FELT, ENRICO MALAVASI, EDOARDO CHARBON, ROBERTO TOTARO and ALBERTO SANGIOVANNI-VINCENTELLI, "Performance-Driven Compaction For Analog Integrated Circuits", IEEE 1993 Custom Integrated Circuits Conference, pp. 17.3.1-17.3.5, (1993). 8 Eric FELT, EDOARDO CHARBON, ENRICO MALAVASI and ALBERTO SANGIOVANNI-VINCENTELLI, "An Efficient Methodology For Symbolic Compaction Of Analog IC's With Multiple Symmetry Constraints", Proc. European Design Automation Conference, pp. 148-153, (1992). 9 JOSEPH L. GANLEY, "Efficient Solution Of Systems Of Orientation Constraints", In Proceedings Of The International Symposium On Physical Design, pp. 140-144, (1999). 10 PEI-NING GUO, CHUNG-KUAN CHENG and TAKESHI YOSHIMURA, "An O-Tree Representation Of Non-Slicing Floorplan And Its Applications", Proc. ACM/IEEE Design Automation Conference, pp. 268-273, (June 1999). 11 EN-CHENG LIU, MING-SHIUN LIN, JIANBANG LAI and TING-CHI WANG, "Slicing Floorplan Design With Boundary-Constrained Modules", ISPD'01, pp. 124-129, April 1-4 (2001). 12 ENRICO MALAVASI, JOSEPH L. GANLEY and EDOARDO CHARBON, "Quick Placement With Geometric Constraints", IEEE 1997 Custom Integrated Circuits Conference, pp. 561-564, (May 1997). 13 C. BRANDOLESE, M. PILLAN, F. SALICE and D. SCIUTO, "Analog Circuits Placement: A Constraint		5	The Context Of Placement For Analog Design", IEEE Transactions On Computer-Aided Design Of							
SANGIOVANNI-VINCENTELLI, "Performance-Driven Compaction For Analog Integrated Circuits", IEEE 1993 Custom Integrated Circuits Conference, pp. 17.3.1-17.3.5, (1993). 8 Eric FELT, EDOARDO CHARBON, ENRICO MALAVASI and ALBERTO SANGIOVANNI-VINCENTELLI, "An Efficient Methodology For Symbolic Compaction Of Analog IC's With Multiple Symmetry Constraints", Proc. European Design Automation Conference, pp. 148-153, (1992). 9 JOSEPH L. GANLEY, "Efficient Solution Of Systems Of Orientation Constraints", In Proceedings Of The International Symposium On Physical Design, pp. 140-144, (1999). 10 PEI-NING GUO, CHUNG-KUAN CHENG and TAKESHI YOSHIMURA, "An O-Tree Representation Of Non-Slicing Floorplan And Its Applications", Proc. ACM/IEEE Design Automation Conference, pp. 268-273, (June 1999). 11 EN-CHENG LIU, MING-SHIUN LIN, JIANBANG LAI and TING-CHI WANG, "Slicing Floorplan Design With Boundary-Constrained Modules", ISPD'01, pp. 124-129, April 1-4 (2001). 12 ENRICO MALAVASI, JOSEPH L. GANLEY and EDOARDO CHARBON, "Quick Placement With Geometric Constraints", IEEE 1997 Custom Integrated Circuits Conference, pp. 561-564, (May 1997).	· · · · · · · · · · · · · · · · · · ·	6								
VINCENTELLI, "An Efficient Methodology For Symbolic Compaction Of Analog IC's With Multiple Symmetry Constraints", Proc. European Design Automation Conference, pp. 148-153, (1992). 9 JOSEPH L. GANLEY, "Efficient Solution Of Systems Of Orientation Constraints", In Proceedings Of The International Symposium On Physical Design, pp. 140-144, (1999). 10 PEI-NING GUO, CHUNG-KUAN CHENG and TAKESHI YOSHIMURA, "An O-Tree Representation Of Non-Slicing Floorplan And Its Applications", Proc. ACM/IEEE Design Automation Conference, pp. 268-273, (June 1999). 11 EN-CHENG LIU, MING-SHIUN LIN, JIANBANG LAI and TING-CHI WANG, "Slicing Floorplan Design With Boundary-Constrained Modules", ISPD'01, pp. 124-129, April 1-4 (2001). 12 ENRICO MALAVASI, JOSEPH L. GANLEY and EDOARDO CHARBON, "Quick Placement With Geometric Constraints", IEEE 1997 Custom Integrated Circuits Conference, pp. 561-564, (May 1997). 13 C. BRANDOLESE, M. PILLAN, F. SALICE and D. SCIUTO, "Analog Circuits Placement: A Constraint		7	SANGIOVANNI-VINCENTELLI, "Performance-Driven Compaction For Analog Integrated Circuits",							
The International Symposium On Physical Design, pp. 140-144, (1999). 10 PEI-NING GUO, CHUNG-KUAN CHENG and TAKESHI YOSHIMURA, "An O-Tree Representation Of Non-Slicing Floorplan And Its Applications", Proc. ACM/IEEE Design Automation Conference, pp. 268-273, (June 1999). 11 EN-CHENG LIU, MING-SHIUN LIN, JIANBANG LAI and TING-CHI WANG, "Slicing Floorplan Design With Boundary-Constrained Modules", ISPD'01, pp. 124-129, April 1-4 (2001). 12 ENRICO MALAVASI, JOSEPH L. GANLEY and EDOARDO CHARBON, "Quick Placement With Geometric Constraints", IEEE 1997 Custom Integrated Circuits Conference, pp. 561-564, (May 1997). 13 C. BRANDOLESE, M. PILLAN, F. SALICE and D. SCIUTO, "Analog Circuits Placement: A Constraint		8	VINCENTELLI, "An Efficient Methodology For Symbolic Compaction Of Analog IC's With Multiple							
Non-Slicing Floorplan And Its Applications", Proc. ACM/IEEE Design Automation Conference, pp. 268-273, (June 1999). 11 EN-CHENG LIU, MING-SHIUN LIN, JIANBANG LAI and TING-CHI WANG, "Slicing Floorplan Design With Boundary-Constrained Modules", ISPD'01, pp. 124-129, April 1-4 (2001). 12 ENRICO MALAVASI, JOSEPH L. GANLEY and EDOARDO CHARBON, "Quick Placement With Geometric Constraints", IEEE 1997 Custom Integrated Circuits Conference, pp. 561-564, (May 1997). 13 C. BRANDOLESE, M. PILLAN, F. SALICE and D. SCIUTO, "Analog Circuits Placement: A Constraint		9								
With Boundary-Constrained Modules", ISPD'01, pp. 124-129, April 1-4 (2001). 12 ENRICO MALAVASI, JOSEPH L. GANLEY and EDOARDO CHARBON, "Quick Placement With Geometric Constraints", IEEE 1997 Custom Integrated Circuits Conference, pp. 561-564, (May 1997). 13 C. BRANDOLESE, M. PILLAN, F. SALICE and D. SCIUTO, "Analog Circuits Placement: A Constraint	,	10	Non-Slicing Floorplan And Its Applications", Proc. ACM/IEEE Design Automation Conference, pp. 268-							
Geometric Constraints", IEEE 1997 Custom Integrated Circuits Conference, pp. 561-564, (May 1997). 13 C. BRANDOLESE, M. PILLAN, F. SALICE and D. SCIUTO, "Analog Circuits Placement: A Constraint		11	EN-CHENG LIU, MING-SHIUN LIN, JIANBANG LAI and TING-CHI WANG, "Slicing Floorplan Design With Boundary-Constrained Modules", ISPD'01, pp. 124-129, April 1-4 (2001).							
		12	Geometric Constra	ints", I	EEE 1997 Custom Integrated	Circuits Conference, pp	. 561-564, (May 1997).			

Examiner	Date	
Signature	Considered	

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹Unique citation designation number. ²See attached Kinds of U.S. Patent Documents. ³Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). ⁴For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁵Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. ⁶Applicant is to place a check mark here if English language Translation is attached.

1 1 200x

Please type a plus sign (+) inside this box \rightarrow [+]

Approved for use through 10/31/2001. OMB 0651-0031

U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995 no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for	form 1449A/PTC)			
INFORMATION DISCLOSURE				Complet	e if Known
INFOR	RMATIO	N DISCLO	DSURE	Application Number	10/674,085
STATEMENT BY APPLICANT			ICANT	Filing Date	September 29, 2003
UIAIL	STATEMENT DI ALI EIOANT			First Named Inventor	Elias Fallon et al.
(u	ise as many sheet	s as necessary)		Group Art Unit	Not Yet Assigned
				Examiner Name	Not Yet Assigned
Sheet 2 of 3				Attorney Docket Number	2879-030564

		OTHER PRIOR ART - NON PATENT LITERATURE DOCUMENTS]
Examiner Initials*	Cite No.1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, cite and/or country where published.	T²
	14	MARGHERITA PILLAN and DONATELLA SCIUTO, "Constraint Generation And Placement For Automatic Layout Design Of Analog Integrated Circuits", pp. 355-358.	
	15	YINGXIN PANG, FLORIN BALASA, KOEN LAMPAERT and CHUNG-KUAN CHENG, "Block Placement Symmetry Constraints Based On The O-Tree Non-Slicing Representation", Proc. ACM/IEEE Design Automation Conference, pp. 464-467, (June 2000).	
	16	JUAN A. PRIETO, JOSE M. QUINTANA, ADORACION RUEDA and JOSE L. HUERTAS, "An Algorithm For The Place-And-Route Problem In The Layout Of Analog Circuits", Pro. IEEE ISCAS, pp. 491-494 (1994).	
	17	D. F. WONG and C. L. LIU, "A New Algorithm For Floorplan Design", Proceedings Of The 23 rd ACM/IEEE Design Automation Conference, pp. 101-107, (July 1986).	
	18	JOHN M. COHN, DAVID J. GARROD, ROB A. RUTENBAR and L. RICHARD CARLEY, "KOAN/ANAGRAM II: New Tools For Device-Level Analog Placement And Routing," IEEE Journal Of Solid-State Circuits, Vol. 26, No. 3, pp. 330-342, (March 1991).	
	19	D. W. JEPSEN and C.D. GELLAT JR., "Macro Placement By Monte Carlo Annealing", Proc. IEEE International Conference On Computer Design, pp. 495-498, (November 1984).	
	20	ENRICO MALAVASI, EDOARDO CHARBON, GANI JUSUF, ROBERTO TOTARO and ALBERTO SANGIOVANNI-VINCENTELLI, "Virtual Symmetry Axes For The Layout Of Analog IC's", Proc. 2 nd ICVC, pp. 1-10, (October 1991).	
	21	JURGEN M. KLEINHANS, GEORG SIGL, FRANK M. JOHANNES and KURT J. ANTREICH, "GORDIAN: VLSI Placement By Quadratic Programming And Slicing Optimization", IEEE Transactions On Computer-Aided Design, Vol. 10, No. 3, pp. 356-365, (March 1991).	
	22	HIROSHI MURATA, KUNIHIRO FUJIYOSHI, SHIGETOSHI NAKATAKE and YOJI KAJITANI, "VLSI Module Placement Based On Rectangle-Packing By The Sequence-Pair", IEEE Transactions On Computer-Aided Design Of Integrated Circuits And Systems, Vol. 15, No. 12, pp. 1518-1524, (December 1996).	
	23	SUJOY MITRA, SUDIP K. NAG, ROB A. RUTENBAR and L. RICHARD CARLEY, "System-Level Routing Of Mixed-Signal ASICS In WREN", Proc. ACM/IEEE International Conference On CAD, pp. 394-399, (November 1992).	

Examiner	Date	
Signature	Considered	

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents. P.O. Box 1450, Alexandria, VA 22313-1450.

¹Unique citation designation number. ²See attached Kinds of U.S. Patent Documents. ³Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). ⁴For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁵Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. ⁶Applicant is to place a check mark here if English language Translation is attached.

PTO/SB/08A (08-00)

Please type a plus sign (+) inside this box \rightarrow $\boxed{+}$

Approved for use through 10/31/2001. OMB 0651-0031

U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995 no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for for				Complete	e if Known
INFORI	MATION [DISCLOS	SURE	Application Number	10/674,085
STATE	MENT BY	APPI IC	CANT	Filing Date	September 29, 2003
OIAIL	STATEMENT BY APPLICANT			First Named Inventor	Elias Fallon et al.
(use	as many sheets as nec	essary)		Group Art Unit	Not Yet Assigned
		Examiner Name	Not Yet Assigned		
Sheet	3	of	3	Attorney Docket Number	2879-030564

Officet			
****		OTHER PRIOR ART - NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No.1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, cite and/or country where published.	T ²
	24	R. OKUDA, T. SATO, H. ONODERA and K. TAMARU, "An Efficient Algorithm For Layout Compaction Problem With Symmetry Constraints", In Proc. IBBB ICCAD, pp. 148-151, (November 1989).	
Examiner Signature		Date Considered	

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office. P.O. Box 1450. Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents. P.O. Box 1450. Alexandria, VA 22313-1450.

¹Unique citation designation number. ²See attached Kinds of U.S. Patent Documents. ³Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). ⁴For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁵Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. ⁶Applicant is to place a check mark here if English language Translation is attached.